



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/782,975	02/23/2004	Kimihiro Maemura	118807	6974

25944 7590 08/26/2005

OLIFF & BERRIDGE, PLC
P.O. BOX 19928
ALEXANDRIA, VA 22320

EXAMINER

TRAN, MAI HUONG C

ART UNIT PAPER NUMBER

2818

DATE MAILED: 08/26/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<p align="center">Office Action Summary</p>	Application No. 10/782,975		Applicant(s) MAEMURA, KIMIHIRO	
	Examiner Mai-Huong Tran		Art Unit 2818	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-5 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 5 and 10 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 23 February 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. ____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|--|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>2/23/04, 7/14/04</u> . | 6) <input type="checkbox"/> Other: ____ |

DETAILED ACTION

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 1-12, 15-16, 18-21, and 23-25 are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-6 of U.S. Patent Application Publication No. 2004/0229407 A1. Although the conflicting

claims are not identical, they are not patentably distinct from each other because the subject matter claimed in the instant application is fully disclosed in the patent and is covered by the patent since the patent and the application are claiming common subject matter, as follows a nonvolatile semiconductor memory device includes a memory cell array. The memory cell array includes source line diffusion layers, bitline diffusion layers, isolation regions each of which divides one of the bitline diffusion layers, and word gate common connections sections. Each of the memory cells includes a word gate and a select gate. Each of the bitline diffusion layers is disposed between two of the word gates which are adjacent to each other in the column directions. Each of the word gate common connections sections connects the two adjacent word gates above the isolation regions.

Claim Rejections - 35 U.S.C. § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-5 are rejected under 35 U. S. C. § 102 (e) as being anticipated by U.S. Patent Application Publication No. 2004/0229407 to Owa.

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

Regarding to claim 1, Owa discloses a nonvolatile semiconductor memory device comprising a memory cell array 400 in which a plurality of memory cells are arranged in a row direction and a column direction, wherein the memory cell array includes a plurality of source line diffusion layers SLD, each of the source line diffusion layers extending along the row direction and connecting in common with the memory cells arranged in the row direction, a plurality of bitline diffusion layers BLD, a plurality of element isolation regions 900 which separate each of the bitline diffusion layers, and a plurality of word gate common connection sections 55, wherein each of the memory cells includes one of the source line diffusion layers, one of the bitline diffusion layers, a channel region between the one source line diffusion layer and the one bitline diffusion layer, a word gate 412 and a select gate 411 which are disposed to face the channel region, and a nonvolatile memory

element formed between the word gate 412 and the channel region, wherein two of the word gates 412 are formed between two of the select gates 411 adjacent in the column direction, and one of the bitline diffusion layers is formed between the two word gates, wherein each of the word gate common connection sections 55 is connected in common with the two word gates 412 above at least one of the element isolation regions 900, and wherein a plurality of word gate wiring layers are formed above the word gate common connection sections 55, and each of the word gate wiring layers is connected with at least one word gate interconnection 51 which is connected with one of the word gate common connection sections (pages 2-6, figs. 3-8).

Regarding to claim 2, the nonvolatile semiconductor memory device wherein an insulator 417 is formed under the two word gates 412, and each of the word gate common connection sections 55 includes a conductor which is connected in common with the two word gates formed on the insulator (page 3, figs. 4-8).

Regarding to claim 3, the nonvolatile semiconductor memory device wherein the insulator is formed by continuously forming the same material as a material for the nonvolatile memory element (page 3).

Regarding to claim 4, the nonvolatile semiconductor memory device wherein the word gate common connection sections are formed along the column direction (figs. 2-8).

Regarding to claim 5, the nonvolatile semiconductor memory device further comprising a bitline connection section which is provided between one of the word gate common connection sections and one of the element isolation regions adjacent to the one word gate common connection section in the row direction, and connects one of the bitline diffusion layers with one of a plurality of bitlines (figs. 2-8).

Conclusion


Any inquiry concerning this communication on earlier communications from the examiner should be directed to Mai-Huong Tran, (571) 272-1796. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 6:30 PM. The examiner's supervisor, David Nelms can be reached on (571) 272-1787.

The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR, Status information for unpublished applications is available through Private PAIR only. For

Art Unit: 2818

more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A handwritten signature in black ink, appearing to be 'MP' or similar initials, with a diagonal line through it.A handwritten signature in black ink, appearing to be 'Mai-Huong Tran', with a long, sweeping line extending from the end.

Mai-Huong Tran